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Abstract
The broad availability of multi-core chips on standard desktop PCs provides strong motivation for the
development of new algorithms for logic model checkers that can take advantage of the additional processing
power. With a steady increase in the number of available processing cores, we would like the performance
of a model checker to increase as well – ideally linearly. The new trend implies a change of focus away from
cluster computers towards shared memory systems. In this paper we discuss the multi-core algorithms that
are in development for the SPIN model checker.
Keywords: Multi-core systems. Distributed systems. Multi-threaded programming. Software veriﬁcation.
Logic model checking. Cluster computers.
1 Introduction
A new set of algorithms [7,8] is currently in development to support multi-core veri-
ﬁcations with the SPIN model checker [5]. A guiding principle in the design of these
new algorithms has been to interfere as little as possible with the existing algorithms
for the veriﬁcation of safety and liveness properties. The extensions are designed to
preserve most of the existing veriﬁcation modes and optimization choices, including,
for example, partial order reduction, bitstate hashing, and hashcompact state stor-
age. The basic computational complexity of the veriﬁcation procedure also remains
unchanged. This means that the veriﬁcation of all correctness properties remains
linear in the size of the state graph, when parts of the search are done in parallel.
The SPIN algorithms are known to be eﬃcient, and we would like to preserve this
advantage. As many have found, it can be hard to outperform a single-core run
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of SPIN with standard optimizations enabled, even when using large numbers of
processing cores with multi-core algorithms.
In this paper we explore one of the new algorithms we are considering in a little
more detail. We focus on the algorithm for the veriﬁcation of safety properties,
which is based on a stack slicing method that has some unexpected beneﬁts beyond
the intended purpose of scaling performance up to linearly with the number of
available CPU cores. We will ﬁrst summarize this stack slicing algorithm, show
some performance results, and then discuss some of the more surprising features of
this algorithm.
2 The Stack Slicing Algorithm
A distributed algorithm tries to achieve a number of diﬀerent objectives. Some of
the more important ones are to achieve:
• an even distribution of the work across the available CPUs, so that all CPUs do
roughly the same amount of work (load balancing),
• maximal independence between the work done on the diﬀerent CPUs, so that
most of the work can be done concurrently, and
• minimal communication overhead.
Some amount of overhead is inevitable, for instance to allow for the transfer of
work from one CPU to another, but clearly any time lost to the maintenance of the
multi-core infrastructure must be regained through the performance of work done
in parallel. Less overhead means less pressure to makeup for the lost time. The
reverse of this is that at some point the overhead can become so large that we are
better oﬀ doing a single-core instead of a multi-core search.
Figure 1 shows the pseudo-code for a standard depth-ﬁrst search process, as it is
used for the veriﬁcation of safety properties in the SPIN model checker. The search
starts by pushing the initial system state onto the search stack, and entering the
state in the global state table. It then proceeds by recursively exploring successor
states until all reachable states have been visited. Within the Add_Statespace
routine, basic safety checks on newly reached system states can be performed, and
correctness violations can be reported. A point in favor of the depth-ﬁrst search
procedure is that when an error is found, a complete step-by-step counter-example
of all actions that lead up to the violation is easily generated by reading oﬀ the
execution steps stored on the depth-ﬁrst search stack D.
A modiﬁed depth-ﬁrst search for the veriﬁcation of safety properties, as imple-
mented in a beta version of SPIN version 5.0, is illustrated in Figure 2. The CPUs
are connected in a logical ring, where each CPU can hand oﬀ work only to its right
neighbor (rn), counting modulo the number of available CPU cores (NCORE), as
illustrated in Figure 3. To connect the CPUs, we introduce one work queue per
CPU, in shared memory, to store the handoﬀ states. By using a logical ring, we can
ensure that each work queue has only one reader and one writer, which means that
we can implement the associated data structures without any locks for maximal
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1 Stack D = {}











13 s = Top_Stack(D)
14 for each (s,l,s’) in T
15 { if (In_Statespace(V, s’) == false)






Fig. 1. Standard Depth-First Search.
eﬃciency. In the modiﬁed algorithm we also added two integer variables, one to
count the number of execution steps from the local root of the search (called Depth)
and one to set a default depth at which a state transfer to another CPU core will
be attempted (called Handoff).
The Start() routine is initiated on each CPU, with a diﬀerent core_id number
in the range 0..(NCORE-1) passed to each one. The CPU with core_id 0 starts the
search in the usual way by pushing the initial system state onto its search stack
and calling its recursive search procedure. The main diﬀerence in the depth-ﬁrst
search procedure itself can be found on lines 28-30, where we check if the preset
Handoff depth has been exceeded. If it has, we check if the target work queue has
slots available and if so we hand oﬀ the state to that CPU by copying it (in shared
memory) into the target queue. The search now immediately backtracks and starts
exploring other reachable system states, without waiting for the subtree below the
handoﬀ state to be fully explored. Note that the handoﬀ is suppressed if the target
work queue is full, in which case the neighbor CPU already has a suﬃcient amount
of pending work so nothing more can be gained from passing it still more work to
do. In this case the CPU considered will continue the search locally, while remaining
prepared to hand oﬀ any future successor to this state at a later point in the search
as soon as slots open up in the target work queue.
Once the search process has been completed, the search returns to the Start()
routine and the next step is to check in the work queue for the CPU to see if any
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1 Stack D = {} /* in local memory */
2 Statespace V = {} /* in shared memory */
3 Queue wq[NCORE] /* in shared memory */




8 if (core_id == 0)
9 { Add_Statespace(V, s0)
10 Push_Stack(D, s0)
11 Search((core_id + 1) % NCORE)
12 }
13 while (NotTerminated)
14 { if (NotEmpty(wq[core_id]))
15 { s = First_State(wq[core_id])
16 Push_Stack(D, s)




21 Search(int rn) /* rn: right neighbor in logical ring */
22 {
23 Depth++
24 s = Top_Stack(D)
25 for each (s,l,s’) in T
26 { if (In_Statespace(V, s’) == false)
27 { Add_Statespace(V, s’)
28 if (Depth > HandOff && NotFull(wq[rn]))
29 { Handoff_State(wq[rn], s’)
30 } else
31 { Push_Stack(D, s’)
32 Search()




Fig. 2. Modiﬁed Depth-First Search: Stack-Slicing Algorithm.
states were handed oﬀ to it, which are then explored in the same manner. Of course,
the input work queue being empty is not a suﬃcient condition to terminate the
search, so a distributed termination detection algorithm must be added to this basic
design to make sure that the search process can terminate correctly. Termination
detection can be done with any of the standard algorithms that have been developed
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Fig. 3. Logical Ring Structure for the CPUs in a Multi-Core System.
for this purpose, so we will not discuss this further here. The implementation in
SPIN 5.0 is based on a variant of Dijkstra’s treatment of Safra’s algorithm [1].
A veriﬁcation model of this algorithm can be proven correct with SPIN itself,
providing a curious example of a case where a veriﬁcation tool can be used to prove
the correctness of part of its own implementation.
Although we focus on shared memory systems here, the stack slicing algorithm
and the logical ring structure used, can easily be extended further for the use on
cluster computers. The modiﬁcation to the ring structure that makes this possible,
supported as an option in SPIN 5.0, is illustrated in Figure 4. To form a logical ring
that spans more than one PC in a cluster arrangement, we replace one node in the
ring on each PC with a proxy. The proxies on neighboring machines collaborate by
mirroring the contents of the work queues they are connected to between the PCs.
The remaining “worker” nodes in each PC remain unchanged, and can be completely
unaware that part of the computation is done on a distant system. Clearly, it would
be ineﬃcient to force all PCs to update states in a single shared statespace, so in
this case each PC will maintain a separate state space that is only shared among
the workers that execute on the same PC. This can lead to some redundancy, but
in most cases the overhead of additional traﬃc across the network that would be
necessary to maintain a single state space would introduce greater ineﬃciencies.
Startup and termination of the search process works as before, without any
change. To facilitate the transfer of states without separate encoding and decoding
of state information, the simplest method is to use binary compatible systems that
can execute precisely the same model checking code, and use the same memory
layout for states. In our implementation, therefore, the binary of the model checker
itself is send from the PC that starts the search to each participating PC as part
of the search initialization. Another consideration in this setup is the speed of the
network that connects the PCs. The best guarantee for adequate performance is
to use a fast network with 1 to 10 Gbps bandwidth, to minimize the time lost to
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Fig. 4. Extended Ring Structure for Distributed Model Checking on a Compute Cluster.
transfer states between PCs. The time required should be close to the time required
for in-memory state transfers. Needless to say, on a standard 100 Mbps network
optimal performance is not easily realized.
3 Generating Counter-Examples
One feature of the classic depth-ﬁrst search procedure, illustrated in Figure 1, needs
extra attention for the modiﬁed search procedure. This is the ability to generate
counter-examples when an error state is found. Since each CPU only retains a small
portion of the stack, it can no longer trace a path back to the original initial system
state by reading oﬀ the steps contained in its local search stack. By default, the new
algorithm therefore only retains the ability to recreate part of the counter-example,
and in particular the ﬁnal few steps leading to the error state, which fortunately is
often suﬃcient for the diagnosis of errors.
It is possible to recreate the ability to generate also full counter-examples by
adding an extra data structure, at the price of increasing memory use and the
average runtime. If the search is performed in this mode, each CPU maintains a
pointer into a data structure, which is best described as a stack tree. The stack
tree is maintained in shared memory. When a state is handed oﬀ to another CPU,
the corresponding pointer into the stack tree is passed as well. Each CPU adds
a frame to the stack tree when executing a forward step in the depth-ﬁrst search.
When the search backtracks, the frames are not necessarily removed, though, but
only a pointer is updated to keep track of the frame that corresponds to the current
point in the search. When an error state is reached, a path through the global stack
tree back to the original initial system state can now be found to produce a full
counter-example. Note that a stack frame can only safely be removed if none of the
CPUs could need the frame anymore to generate a counter-example at any point
during the search, including CPUs to which successor states were transferred either
directly or indirectly. Each stack frame in the tree needs to contain only minimal
information about the search path: the id of the process performing an execution
step (one byte) and the id of the transition that was executed (typically a short
integer). On a cluster system, the construction of full counterexamples requires a
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Table 1
Performance of Stack Slicing Algorithm (runtimes in seconds)
#Cores: 1 2 3 4 5 6 7 8
Leader 364.0 222.0 158.0 129.0 112.0 102.0 103.0 102.0
Tpc 99.4 73.6 58.0 50.4 45.3 41.2 39.4 36.1
RefModel 376.0 189.0 128.0 96.7 77.0 64.2 56.1 50.4
few more steps, to handle the case where the error trail crosses PC boundaries, but
the basic procedure remains the same.
Stack frames that become redundant as the search progresses can be recycled
with a garbage collection process, e.g., by maintaining a reference count in each
frame that records how many successors may still be relying on it. When the count
drops to zero, the frame can be recycled. Garbage collection introduces the need
for locking, though, which can negatively impact overall runtime performance.
4 Properties of the Stack Slicing Algorithm
The performance of the slice stack algorithm is often surprisingly good (surpris-
ing for a relatively simple load balancing method and its minimal intrusion on
the existing depth-ﬁrst search process implemented in SPIN ). The handoﬀ depth
simultaneously provides locality and independence between cores, and trivial load
balancing across cores. There are interesting engineering tradeoﬀs to be made. Note
for instance that larger values for the handoﬀ depth can give more independence
in the search, and lower the overhead of state transfers between CPU cores, while
shorter values can provide better load balancing.
Scaling with Available Cores: A representative result for the performance of the
stack slicing algorithm in the veriﬁcation of safety properties is shown in Figure 5
and Table 1. Figure 5 shows the percentage of time of a single-core run that us used
when the number of cores is increased to 2, 4, and 8, for three diﬀerent models. The
top curve (solid) is for a small model of a phone switch (tpc), with 32.9 million
reachable system states. The next curve (dashed) is for the standard leader election
model from the SPIN distribution, with 9 processes, which (without partial order
reduction) generates a state space of 33.6 million reachable system states. The
bottom curve is for a reference model [8] that allows us to control key structural
parameters of the state space generated, such as the size of a state, the transition
delay, and the average number of successors per state. The parameters for this
reference model were chosen to produce near optimal performance of the multi-core
algorithm. The state size chosen was 200 bytes, the average number of successor
states was 8, and the transition delay was approximately 16 μseconds. The number
of states generated by the reference model is 500,0000. The raw performance num-
bers for these tests, in seconds of runtime, are given in Table 1. Note that for the
reference model, scaling is close to linear. On 4 cores, the optimal runtime would be
376/4 = 94 seconds, and we measure 96.7 seconds; on 8 cores, the optimum would
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Fig. 5. Multi-core safety veriﬁcation with SPIN 5.0 stack slicing algorithm. The curves show the percentage
of runtime used by the stack slicing algorithm on multiple cores, compared with a single-core run (i.e., of a
standard SPIN veriﬁcation) for three diﬀerent models.
be 47 seconds, and we measure 50.4 seconds.
Stern-Dill Approximation: The minimal handoﬀ depth is 1, and can be used to
reproduce a search strategy similar to the original Stern-Dill algorithm [10]. This
type of immediate handoﬀ strategy, though, gives the least amount of locality and
induces the greatest overhead and is therefore unattractive in this setting. There is
also a maximal handoﬀ depth. If we have N processing cores and the depth of the
reachability graph of all system states is D execution steps, then we cannot hope to
achieve proper load balancing if the handoﬀ depth is set larger than D/N . Typically,
especially for larger veriﬁcation problems where a distributed veriﬁcation algorithm
can be most beneﬁcial, D is in the order of 105 to 107 steps. This means that for a
number of processing cores in the range of 102 to 103 cores, a handoﬀ depth in the
range of 101..102 will be eﬀective. Experiments show that the performance of the
stack slicing algorithm [8] is not very sensitive to the precise value chosen, which
means that in most cases a ﬁxed default value (the SPIN implementation uses the
value 20) will suﬃce to realize a performance speedup. In more exceptional cases,
the user can provide a diﬀerent value for the handoﬀ depth to optimize performance.
Short Counter-Examples: The stack slicing algorithm can be understood as an
interesting combination of a depth-ﬁrst and a breadth-ﬁrst search procedure. Note
that when a CPU hands oﬀ a state to another CPU, it immediately backtracks
and starts the exploration of other states that lie within the handoﬀ depth limit
of the local stack. This means that the search of all states reachable within H
steps from the initial system states can be completed before all states have been
explored that lie deeper in the search tree. An error state reachable within H steps,
therefore, can be found faster than in a regular depth-ﬁrst search, leading to shorter
counter-examples being generated.
Short Stacks: Another unexpected beneﬁt of the stack slicing method is that
local stacks that must be maintained within each processing core can be quite
small, and become independent of the depth of the global state graph itself. This
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decoupling can mean the diﬀerence between a tractable veriﬁcation and one that
is intractable. In large veriﬁcation models, especially those with embedded C code
with large amounts of matched and unmatched external state data [6], the regular
depth-ﬁrst search stack can contain tens of kilobytes of data. For deeper search trees,
the amount of memory necessary to perform the basic search process can quickly
exceed any amount of memory necessary to build the global state graph, especially
when using aggressive state compression techniques such as bitstate hashing or
hashcompact compression. Note that the data on the search stack cannot easily be
compressed (and in no case with lossy techniques). This means that a single-core
search for some of these models will quickly exhaust all available memory and fail
to complete, while a multi-core search completes easily, using only a fraction of the
amount of memory. Despite the fact of using only short local stacks, the multi-core
search can retain the ability to construct full counter-examples, as described earlier.
The data that needs to be preserved in the frames of the stack tree is comparatively
small and typically restricted to just 2 words of memory, one word to store the
process and transitionids, and one pointer to record the immediate predecessor
stackframe along the current search path.
This extra capability of the stack slicing algorithm to handle veriﬁcation models
with large amounts of embedded code and data is unexpected, but it leads to the
idea that the implementation of this type of algorithm could also be of interest even
on a single core system. Nothing in the search algorithm needs changing to run the
algorithm in this mode. The logical “ring” of CPU cores in this case contains just a
single CPU, and the CPU is its own right neighbor. When the CPU ”hands oﬀ” a
state, it merely places it in its own work queue for later exploration. In eﬀect, this
means that the algorithm now maintains both a depth-ﬁrst stack and a breadth-ﬁrst
queue that are used jointly to perform the search, and that combine some of the
beneﬁts of each search mode.
5 Liveness Veriﬁcation
So far, we have only discussed the veriﬁcation of safety properties, for which the
stack slicing algorithm was designed. In [8] we outlined a very similar dual-core al-
gorithm that can be used for liveness veriﬁcation. The method is simply to perform
the ﬁrst and nested part of SPIN’s depth ﬁrst search procedure [4] in parallel on two
separate cores. The performance of this algorithm is unavoidably application de-
pendent, but it typically oﬀers a speedup over the single-core algorithm. Optimally,
of course, it could cut the veriﬁcation time for large veriﬁcation problems in half.
As has correctly been pointed out in [2], this liveness veriﬁcation algorithm does
not have the desired property of scaling with the number of available processing
cores beyond two. Both the multi-core safety and liveness algorithm were designed
to satisfy two important design criteria:
• First, we require that the algorithm, like all other algorithms in SPIN, can work
on-the-ﬂy. If the amount of available memory on our system is insuﬃcient, we
still want to be able to complete the best possible veriﬁcation within the avail-
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Table 2
Performance Comparison Liveness (runtimes in seconds)
DiVinE Spin 5.0
Nr Cores Used: 1 4 8 16 1 2
elevator2.3a.prop4 98.70 66.10 35.20 26.80 19.37 19.20
leader-ﬁlters.5.prop2 26.60 13.90 9.70 7.90 0.51 0.58
peterson.4.prop4 42.50 22.10 12.30 9.20 6.82 6.82
rether.5.prop5 90.00 52.70 37.50 27.20 2.61 2.55
able resource limits. This eliminates any algorithm that ﬁrst requires a global
reachability graph to be generated in memory before an analysis phase can be
initiated.
• Second, we require that the computational complexity of the veriﬁcation problem
is not increased by a non-linear factor. Clearly, any overhead introduced due
to a switch to an algorithm with higher computational complexity will have to
be regained elsewhere if we want to realize an overall performance improvement.
With larger numbers of available processing cores, it may be acceptable to increase
the veriﬁcation cost by a small constant factor (say 2 or 3), in the knowledge that
the available parallelism will be able to make up for the loss. It would, however, be
a signiﬁcant setback if the veriﬁcation cost could increase by a non-linear factor,
e.g. quadratically. In performance measurements, we should of course also always
compare results with the best available single-core version of an algorithm, not
with single-core runs of the algorithm with higher complexity.
Several algorithms have been studied that do incur a higher veriﬁcation cost
than the nested depth-ﬁrst search. In [2] an implementation of a few of the more
promising candidates is discussed, and detailed performance results are presented,
which makes it possible to compare the performance of the current SPIN multi-
core LTL veriﬁcation algorithm with that of these alternatives. The research group
in Brno has made a signiﬁcant eﬀort to build a large database of model checking
problems that can be used as benchmark problems to compare the performance of
diﬀerent model checking algorithms. The collection contains 57 separately models. 3
Each model is parameterized to give between 3 and 8 diﬀerent problem instances,
which brings the total number of models in the database to 298. For each instance
a wealth of information is provided. For most models, a translation from the native
DVE format to PROMELA (SPIN’s speciﬁcation language) is also provided.
A diﬃculty in performing unbiased comparisons between model checkers has
always been that diﬀerent model checkers use diﬀerent speciﬁcation languages. Al-
though it is often possible to convert a speciﬁcation from one format to another, such
translations almost always beneﬁt the model checker for which the original speciﬁ-
3 See http://anna.fi.muni.cz/models/ and http://spinroot.com/spin/beem.html
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Fig. 6. Performance results for multi-core LTL veriﬁcation of four veriﬁcation problems from the BEEM
database reported in Fig. 7 of [2] (1 to 16 cores, curves on the left-hand side), compared with performance
results for the same problems with SPIN 5.0 on 1 and 2 cores (curves on the right-hand side).
cation was written. Each model checker supports constructs that it can exploit to
optimize its search process. It is very hard for a translator to produce models for
each target tool that use the same optimizations. Instead, the translated model is
typically ineﬃcient. This eﬀects holds for the models in the BEEM database, in the
sense that for each model provided in PROMELA , it is readily possible to rewrite
that model by hand, without any change to the model semantics, to achieve very
signiﬁcant performance improvements. If we are interested in demonstrating the
capability of a model checker to solve a given veriﬁcation problem, then we would
have to do so to achieve a fair comparison. In this case, though, the situation is dif-
ferent. As long as we can show that each model checker explores roughly the same
number of reachable states, we can achieve a fair comparison of the performance of
the multi-core algorithms, irrespective of which veriﬁcation problem is being repre-
sented. The models in a sense merely serve to deﬁne a reachable statespace, and all
we need to do is to explore this same statespace
6 Comparison
Figure 6 and Table 2 show results reported in [2] for the best reported alterna-
tive algorithm for LTL veriﬁcation, reporting signiﬁcantly improved results over an
earlier implementation of the same algorithm (the OWCTY algorithm). The per-
formance results for four separate models, for up to 16 processing cores, are shown
in the curves on the left-hand side in Figure 6 and Table 2. On the right-hand
side in Figure 6, we have plotted the performance results for the conservatively
designed liveness algorithm in SPIN 5.0, proving the same properties for the same
statespaces. The runtimes themselves are shown in the two right-most columns in
Table 2. The measurements on the left were made on a 2.6 GHz Linux system (Red
Hat 4.1.1-1), and compiled with gcc version 4.1.2, using -O3 optimization in 32-bit
mode. Our measurements were made on a 2.3 GHz Linux system (Ubuntu 7.0.4,
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Fig. 7. Performance results for multi-core safety veriﬁcation of four veriﬁcation problems from the BEEM
database reported in Fig. 8 of [2] (solid lines) compared with performance results for the same problems
with SPIN 5.0 on 1 through 8 cores (dotted lines).
64-bits) with 32 GB of memory and using the same version of gcc, also compiling in
32-bit mode. The results were normalized by multiplying our performance numbers
with 2.3/2.6 to match the clockspeed of the computer used for the Brno results.
All veriﬁcations were performed in the same way that they were done in [2], which
means that we disabled statement merging (using spin -o3 to generate the veri-
ﬁers), and we disabled partial order reduction (adding the compile-time directive
-DNOREDUCE to the compilations).
In all four cases, the performance of the liveness algorithm from SPIN 5.0 using
two processing cores is better than the performance reported in [2] for runs using
twelve or sixteen processing cores. Curiously, the performance of SPIN running
on one single core also outperforms the performance of the alternative algorithm
running on sixteen cores. The largest diﬀerence is seen for the BEEM leader elec-
tion model, where SPIN performs the liveness veriﬁcation 15 times faster on one
processing cores than the alternative algorithm on 16 cores. We believe that the
explanation for this phenomenon is the increased veriﬁcation complexity that is in-
curred by the alternative algorithms, only some of which can be made up with the
use of larger numbers of cores. The improvements seen in the alternative algorithms
are in these cases limited to roughly 12 cores, and no further improvement is seen
by adding more.
The results are not exclusively positive for SPIN though. As it turns out, for
these particular problem instances, the dual-core liveness veriﬁcation algorithm in
SPIN 5.0 does not succeed in delivering a meaningful improvement. It would be
tempting to say that the search is already optimal and cannot be improved further
in these cases, but that would be far from the truth. There are several factors that
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can explain the eﬀect better, as explored more fully in [8]. One potential expla-
nation is that the state sizes for these problem instances are all relatively small
(ranging from 56 to 272 bytes), where our measurements indicate that SPIN’s al-
gorithms perform best for larger state sizes (corresponding to larger veriﬁcation
problems). Another reason is that for relatively short runtimes, the overhead of
setting up shared memory segments and work queues, and for performing termina-
tion detection, becomes more noticeable and starts to reduce overall performance;
that is, some of the problem instances are too small to see a beneﬁt of multi-core
algorithms.
Also reported in [2] are results for safety veriﬁcation using a diﬀerent multi-core
veriﬁcation algorithm named MT-BFS. Figure 7 shows the MT-BFS results (solid
lines) together with the results for the same models using SPIN’s stack slicing
algorithm (dotted lines). The system available to us for these measurements was
limited to 8 cores, so we could not repeat the measurements in [2] with 12 or 16
cores. The same eﬀects as observed in Figure 6 are visible. In this case we cannot
explain the diﬀerences in performance based on the computational complexity of
the algorithms that are used (they should match). The diﬀerence could merely be
that the SPIN implementation is more eﬃcient. For the models used in Figure 7,
the stack slicing algorithms shows little improvement with increasing numbers of
cores, which is certainly within the range of possible behaviors, but not typical. (Cf.
Figure 5).
Reﬂecting on the graphs in Figure 7 we can also observe that many implemen-
tation ineﬃciencies, which hide in all veriﬁcation tools, often add only a linear
cost to the veriﬁcation process, which can be overcome with the use of multi-core
processing. We may be seeing this eﬀect in the comparisons in Figure 7, where
the performance of the alternative algorithms converges near 8 cores. Still for these
models, a single-core run with SPIN already seems to produce a veriﬁcation process
that the best currently available algorithms cannot seem to improve upon. This is
of course not the result we were after. It merely means that there is much work
that remains to be done in this domain of application.
7 Conclusion
It has been argued that the classic depth-ﬁrst search procedure is inherently se-
quential and therefore cannot be parallelized [9]. The stack slicing algorithm shows
that this is not necessarily the case. At least in the domain of logic model checking
we have found an application where we can parallelize the depth-ﬁrst search proce-
dure and can in some cases achieve even near linear speedups in the veriﬁcation of
safety properties on multi-core systems. Much more work remains to be done in this
domain to more fully explore the options that are available to use to improve the
search process further. Not explored here, but equally important, are the impact of
partial order reduction strategies and of compiler optimization techniques on search
performance. More details on these aspects can be found in [8].
It is as yet an open problem how a liveness veriﬁcation algorithm could be
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generalized to the use of more than two processing cores while retaining a low search
complexity. It would be easy to conclude that no such generalization is possible,
but as we have seen there often are special cases where signiﬁcant improvements
can be achieved. In retrospect such ﬁndings often seem obvious. Finding a simple
extension of the liveness algorithm, however, will for the time being have to remain
non-obvious.
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